



Fig. 1












Fig. 3A











Fig. 4A










Fig. 40








ر520




13/24


Fig. 5B





<u> caymaasu cadmod</u>





16/24




Fig. 8A
Prior Art




Fig. 8B Prior Art

**ENTITY FSM IS** 

## 19/24



```
PORT(
         ....ports for entity fsm....
     );
ARCHITECTURE FSM OF FSM IS
BEGIN
         ... HDL code for FSM and rest of the entity ...
         fsm state(0 to 2) \leq = ... Signal 801 ...
853 < ←-!! Embedded FSM : examplefsm;
859 √ --!! clock
                          : (fsm_clock);
8 5 4 --!! state_vector
                         : (fsm_state(0 to 2));
855√ --!! states
                          : (S0, S1, S2, S3, S4);
                                                                   852
                                                                          ≻860
 856 --!! state_encoding: ('000', '001', '010', '011', '100');
                          : (S0 = > S0, S0 = > S1, S0 = > S2,
        --!! arcs
                           (S1 = > S2, S1 = > S3, S2 = > S2,
                             (S2 = > S3, S3 = > S4, S4 = > S0);
858 √ --!! End FSM;
END;
```

Fig. 8C





Fig. 9








Fig. 10D

<instantiation identifier>. < design entity name>. < eventname>

£1030



```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs
```

Fig. 11B

Fig. 11C